Home » Course Layouts » Free Course Layout Udemy
This course is offered to graduates and is a project-oriented course to teach new methodologies for designing multi-million-gate CMOS VLSI chips using high-level synthesis tools in conjunction with standard commercial EDA tools.
0
1
English
English [CC]
FREE
- Learn basic syntax that can apply to any language.
- Learn what is a programming language and the basic concepts for beginners.
- Understand what is Javascript in it's truest form.
- Know the basic syntax of Javascript.
- Know some hidden quirks in Javascript.
Description
The emphasis is on modular and robust designs, reusable modules, correctness by construction, architectural exploration, and meeting the area, timing, and power constraints within standard cell and FPGA frameworks.
Course content
- Introduction Unlimited
- Digital Design Using Verilog Unlimited
- CMOS Technology and Logic Gates Unlimited
- Verilog Simulation I Unlimited
- Wires Unlimited
- Synthesis Unlimited
- Verilog Simulation II Unlimited
- Clocking Unlimited
- Bluespec I: Motivation Unlimited
- Bluespec II: Designing with Rules Unlimited
- Bluespec III: Modules and Interfaces Unlimited
- Bluespec IV: Rule Scheduling and Synthesis Unlimited
- Bluespec Unlimited
- Power Unlimited
- Bluespec V: Processors Unlimited
- Bluespec VI: Modularity and Performance Unlimited
- Transaction Level Design and Verification Unlimited
- Testing Unlimited
Instructor
Massachusetts Institute of Technology
5
5
1
1916
1520
